



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/670,275

09/26/2003

Mutsumi Kimura

117115

7838

25944

7590

03/09/2006

OLIFF & BERRIDGE, PLC  
P.O. BOX 19928  
ALEXANDRIA, VA 22320

EXAMINER

NGUYEN, THANH T

ART UNIT

PAPER NUMBER

2813

DATE MAILED: 03/09/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/670,275	KIMURA, MUTSUMI	
	<b>Examiner</b>	<b>Art Unit</b>	
	Thanh T. Nguyen	2813	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 27 December 2005.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-3,5-8,15-19 and 22 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 3,5-8,11,15-19 and 22 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
     Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
     Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date <u>1/27/06</u> . | 6) <input type="checkbox"/> Other: _____  |

## **DETAILED ACTION**

### ***Response to Arguments***

Applicant's arguments filed 12/27/06 have been fully considered but they are not persuasive.

### ***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-8, 15-19, 22 are rejected under 35 U.S.C. 102(b) as being anticipated by Iwafuchi et al (U.S. Patent Publication No. 2002/0096994A1).

Referring to figures 1-12, Iwafuchi et al. teaches a method of manufacturing an electro-optical device (see paragraph# 142), the method comprising:

Forming a plurality of chips (devices) each of which includes a drive circuit on a first substrate (52/91c, see figures 3-5, 13-16, paragraphs# 175-177, 183-185, 186-196), a plurality of first connection terminals (56) being formed on a same face of each of the plurality chips (52, see figure 11-12);

Art Unit: 2813

Forming wires (81/82) for connecting one of the plurality of chips with a plurality of pixel electrodes on a second substrate (80, 95, see figures 11-14, paragraphs# 136-151, 182-183, 185);

Transferring at least one of the plurality of chips from the first substrate onto the second substrate (40/95, see figures 11-14).

Regarding to claim 2, forming a plurality of pixel electrodes on the second substrate after the forming wires (see figure 14-15, paragraph# 184-185).

Regarding to claim 3, forming a plurality of electro-optical elements on the second substrate after the forming of the plurality of pixel electrodes (see figure 14-15, paragraphs# 184-185).

Regarding to claim 4, forming of the plurality of chips including forming a plurality of first connection terminals on a face of each of the plurality chips (see figures 5, 11-12).

Regarding to claim 5, the plurality of first connection terminals being arranged in a deposition of two lines (see figures 5, 11-12).

Regarding to claim 6, the wires including a plurality of second connection terminals connected with pixel electrodes (see figures 11-12).

Regarding to claim 7, the transferring at least one of the plurality of chips including fixation of the plurality of chips by connecting each of the plurality of the first connection terminals with at least one of the plurality of the second connection terminals (see figures 11-12).

Regarding to claim 8, the transferring at least one of the chips including forming an adhesive layer on the first connection terminals or the second connection terminals (see figure 11-12, paragraphs# 182-183).

Art Unit: 2813

Regarding to claim 15, forming of the plurality of chips including forming a peeling layer (72) between the plurality of chips and the first substrate (see paragraph# 180, figure 12).

Regarding to claim 16, the peeling layer (72) being formed of a material having a bond that is weakened by application of an energy (see paragraph# 179-180).

Regarding to claim 17, the drive circuit controlling a plurality of electro-optical elements (see paragraph# 183-184).

Regarding to claim 18, the drive circuit including a first transistor for controlling current flowing in the at least one of the plurality of electro-optical elements and second transistor for operating the first transistor in accordance with input signals (see paragraphs# 154, 183-191).

Regarding to claim 19, drive circuit including a plurality of first transistor for each of which controls current flowing in the at least one of the plurality of electro-optical elements and a plurality of second transistors whose gates are connected by common line (see figure 1).

Regarding to claim 22, the drive circuit to drive a plurality of pixels individually (see paragraph# 169).

### ***Response to Arguments***

Applicant's arguments filed 12/27/06 have been fully considered but they are not persuasive.

Applicant contends Iwafuchi et al. do not teach a plurality of first connection terminals (56) being formed on a same face of each of the plurality chips. In response to applicant, Iwafuchi et al. teach forming a plurality of chips (devices) each of which includes a drive circuit

Art Unit: 2813

on a first substrate (52/91c, see figures 3-5, 13-16, paragraphs# 175-177, 183-185, 186-196), a plurality of first connection terminals (56) being formed on a same face of each of the plurality chips (52, see figure 11-12).

### *Conclusion*

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thanh Nguyen whose telephone number is (571) 272-1695, or by Email via address Thanh.Nguyen@uspto.gov. The examiner can normally be reached on Monday-Thursday from 6:00AM to 3:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Carl Whitehead, Jr., can be reached on (571) 272-1702. The fax phone number for this Group is (571) 273-8300.

Art Unit: 2813

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 308-0956 (**See MPEP 203.08**).

A handwritten signature in black ink, appearing to read 'Thanh', with a long horizontal stroke extending to the left.

Thanh Nguyen  
Patent Examiner  
Patent Examining Group 2800

TTN